diff options
| author | Timothy Pearson <kb9vqf@pearsoncomputing.net> | 2012-10-01 21:07:55 -0500 |
|---|---|---|
| committer | Timothy Pearson <kb9vqf@pearsoncomputing.net> | 2012-10-01 21:07:55 -0500 |
| commit | d1b70f80180fe4b5ac6078e2be9678fc36d74c5c (patch) | |
| tree | 2e46de7a644f89e36842247af6826ff00a0d3fa4 /fpga/xilinx/programmer/bit2svf/LEEME.txt | |
| parent | ae161b4a6a978922747cf09e8c04479340825852 (diff) | |
| download | ulab-d1b70f80180fe4b5ac6078e2be9678fc36d74c5c.tar.gz ulab-d1b70f80180fe4b5ac6078e2be9678fc36d74c5c.zip | |
Add initial files for direct FPGA programming
Diffstat (limited to 'fpga/xilinx/programmer/bit2svf/LEEME.txt')
| -rw-r--r-- | fpga/xilinx/programmer/bit2svf/LEEME.txt | 65 |
1 files changed, 65 insertions, 0 deletions
diff --git a/fpga/xilinx/programmer/bit2svf/LEEME.txt b/fpga/xilinx/programmer/bit2svf/LEEME.txt new file mode 100644 index 0000000..a06e676 --- /dev/null +++ b/fpga/xilinx/programmer/bit2svf/LEEME.txt @@ -0,0 +1,65 @@ +Copyright (c) 2005 Juan Pablo D. Borgna <jpborgna en inti gov ar> +Copyright (c) 2005 Instituto Nacional de Tecnología Industrial +Copyright (c) 2001, 2002 by David Sullins +Licencia: GPL por bitfile.c + + +jbit: +----- + Esta script es un shortcut para programar un dispositivo usando el + programa GNU JTAG con un archivo .bit. Genera y borra el SVF intermedio. + Se puede usar una configuracion personalizada, leer jbitrc_sample.txt. + +Ejemplo: + +bit2svf$ ./jbit ejemplo_prom.bit XC18V01 + +jbit - bit2svf/jtag short cut - v1.0 +Copyright (c) 2005 Juan Pablo D. Borgna/INTI + +Creando archivo temporario /tmp/bit2svf.tmp + +bit2svf - SVF file generator - v1.0 +Copyright (c) 2005 Juan Pablo D. Borgna/INTI + + +Bit file created on 2004/08/25 at 13:43:18. +Created from file ejemplo.ncd for Xilinx part 2s100pq208. +Bitstream length is 97652 bytes. + +Process finsished sucefully. +Creado ok +Invocando /home/jpablo/usr/bin/jtag +Initializing Xilinx DLC5 JTAG Parallel Cable III on ppdev port /dev/parport0 +IR length: 8 +Chain length: 1 +Device Id: 00000101000000100100000010010011 + Manufacturer: Xilinx + Part: XC18V01-SO20 + Stepping: 1 + Filename: /home/jpablo/usr//share/jtag/xilinx/xc18v01-so20/xc18v01-so20 +Warning svf: checking of TDO not supported for SIR. + This message is only displayed once. +Borrando temporarios.. +Que tenga un buen dia :-) + + + +bit2svf: +-------- + Este programa sirve para generar un archivo SVF con el cual + utilizando el programa JTAG para linux, se puede programar una FPGA o + una PROM. + +Ejemplo: + +bit2svf$ ./bit2svf ejemplo_prom.bit ejemplo_prom.svf XC18V01 + +Bit file created on 2004/08/25 at 13:43:18. +Created from file ejemplo.ncd for Xilinx part 2s100pq208. +Bitstream length is 97652 bytes. + +Process finsished sucefully. + + + |
